



1/19

**Fig. 1a**

2/19



**Fig. 1b**





Fig.3

Bitvector Operator	Syntax	Example
bitvector variables bitvector constants	$x_{[n]}$ $c_{[m]}$	$x_{[8]}, y_{[1]}, z_{[4]}, \dots$ 10011 <sub>[5]</sub> , 00111111 <sub>[8]</sub> , 0 <sub>[1]</sub> , 1 <sub>[1]</sub> , ...
concatenation	$\otimes$	$x_{[16]} \otimes y_{[4]}$
extraction	$[j, i]$	$x_{[8]}[5, 2]$
bitwise negation (inversion)		$\text{neg}(x_{[8]})$
bitwise Boolean operations	and, or, xor nand, nor, xnor	$x_{[12]}$ and $y_{[12]}$ , $x_{[12]}$ or $y_{[12]}$ , $x_{[12]}$ xor $y_{[12]}$ $x_{[12]}$ nand $y_{[12]}$ , $x_{[12]}$ nor $y_{[12]}$ , $x_{[12]}$ xnor $y_{[12]}$
if-then-else	ite	$\text{ite}(a_{[4]} = b_{[4]}, x_{[8]}, y_{[8]})$ $\text{ite}(c_{[4]} < d_{[4]}, x_{[8]}, y_{[8]})$
arithmetic	+, - *	$x_{[32]} + y_{[32]}$ , $x_{[32]} - y_{[32]}$ $x_{[16]} * y_{[16]}$
memory read memory write	$\text{mem}_{[m:n]}[i_{[p]}]$	$x_{[10]} := \text{mem}_{[128:10]}[i_{[7]}]$ $\text{mem}_{[32:8]}[i_{[5]}] := x_{[8]}$




Fig. 5




Fig. 6

Fig. 6a

Process 1 Granularity Analysis of Bitvector Equations

```

1 gran(e) {
2   switch (e) {
3     case e ≡ 's[n]' : s[n] = t1[m1] ⊗ t2[m2];
4     case e ≡ 's[n]' : s[n] = (t1[m1] ⊗ t2[m2])(j, i);
5
6     gran('s[n]' = t2[m2](j, i));
7     } else if (i ≥ m2) {
8     gran('s[n]' = t1[m1](j - m2, i - m2));
9     } else {
10    gran('s[n]' = t1[m1](j - m2, 0) ⊗ t2[m2](m2 - 1, i));
11
12    case e ≡ 's[n]' : s[n] = (t1[m1](l, k))(j, i);
13    case e ≡ 's[n]' : s[n] = ite(α[m1] = b[m1], t1[n], t2[n])(j, i);
14    case e ≡ 's[n]' : s[n] = (t1[m1] and t2[m2])(j, i);
15    ...
16    case e ≡ 's[n]' : s[n] = neg(t1[n]);
17    case e ≡ 's[n]' : s[n] = ite(α[m1] = b[m1], t1[n], t2[n]);
18    case e ≡ 's[n]' : s[n] = t1[n] and t2[n];
19    ...
20    case e ≡ 'x[n](j, i) = y[m](l, k) :
      slice(x[n], j, i); slice(y[m], l, k); join(x[n](j, i), y[m](l, k));
    }
  }

```

7/19

Fig.7




Fig. 7a

Process 2 Reduced Model Generation


```

1  for each bitvector variable  $x_{[n]}$  {
2     $m := 0$ ;
3    for each chunk  $x_{[n]}(j, i)$  of the computed granularity of  $x_{[n]}$  {
4       $C := find(x_{[n]}(j, i))$ ; // equivalence class containing  $x_{[n]}(j, i)$ 
5       $m := m + \varphi(C)$ ;
6    }
7    if ( $m \geq n$ ) then  $m := n$ ;
8    replace all occurrences of  $x_{[n]}$  in the bitvector equations by  $x'_{[m]}$ ;
9    and adjust all extraction expressions affected by  $x_{[n]}$ ;
10 }
```



9/19

Fig. 8



1008870.010807

10/19

Fig.9

	Property	Original design	Reduced model
Computation times of the prototype for analysis and reduced model generation	nop read write		2.96 secs 6.53 secs 3.24 secs
FIFO sizes on RTL	nop read write	160 cells x 10 bit 160 cells x 10 bit 160 cells x 10 bit	160 cells x 2 bit 160 cells x 3 bit 160 cells x 3 bit
Overall number of bits in all relevant signals (cones of influence of the property)	nop read write	20925 31452 14622	5034 (24.0 %) 10592 (33.6 %) 5163 (35.3 %)
Overall number of gates in synthesized netlist	nop read write	23801 23801 23801	5661 (27.9 %) 7929 (33.3 %) 7929 (33.3 %)
Number of state bits	nop read write	1658 1658 1658	362 (21.8 %) 524 (31.6 %) 524 (31.6 %)
Property checker runtimes	nop read write_fail write_hold	23:33 min 42:23 min 2:08 min 27:08 min	37.96 secs (2.7 %) 3:27 min (8.1 %) 25.66 secs (19.5 %) 1:08 min (4.2 %)

11/19




Fig. 10

12/19




Fig. 11

13/19




Fig. 12

14/19




Fig. 13

15/19




Fig. 14

10038870.010802

16/19




Fig. 15

10038870.010802



17/19




Fig. 16

18/19




Fig. 17

10038870.010802

19/19




Fig. 18